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A logic-in-memory structure, in which storage functions are 
distributed over a logic-circuit plane, is a solution to  the commu- 
nication bottleneck between memory and logic modules, one of 
the most serious problems in recent deep submicron VLSI 
systems.technology [l]  . This logic-in-memory VLSI based on 
floating-gate MOS transistors merges storage and switching 
functions in a multiple-valued-input and binary-output combi- 
national logic circuit that is useful for the realization of parallel 
arithmetic and logic circuits. Figure 1 shows a general structure 
of a 4-valued-input and binary-output combinational logic cir- 
cuit. It has two kinds of inputs, external and stored constant 
inputs. In the logic-in-memory VLSI, a large number of stored 
data are distributed in not only word-parallel but also in digit- 
parallel manners. 
Figure 2 shows a 4-valued-input binary-output pass-transistor 
network based on floating-gate MOS transistors. Four basic 
operations such as AND (serial connection of pass transistors), 
OR (parallel connection of pass transistors), a threshold literal 
(TL) and logic-value conversion (LVC) are used to represent 
arbitrary switching functions where these operations are de- 
fined in Figure 2a. Multiple-valued stored data are represented 
by the threshold voltage of a floating-gate MOS transistor, so 
that both multiple-valued threshold-literal and pass-switch 
functions can be merged by using a single floating-gate MOS 
transistor as shown in Figure 2b. Consequently, a compact pass- 
transistor network can be designed by using floating-gate MOS 
transistors as shown in Figure 2c. 
A fully-parallel magnitude comparator between 4-valued exter- 
nal and stored data is a typical application of the logic-in-memory 
VLSI. Figure 3a shows the definition of TLs, g, and ge,. The TL 
and pass-switch functions are merged in a pass-transistor 
network where the merged pass switch is defined as shown in 
Figure 3b. Since 4-valued stored data are represented by the 
threshold voltage of the floating-gate MOS transistor, memory 
is by storing 4-level charge on the floating gate of the transistor. 
As a result, a pass switch with a 4-valued TL function uses only 
a single floating-gate MOS transistor where 4-valued external- 
input and stored constant-input data are represented by a gate 
voltage and a threshold voltage as shown in Table 1. 
Figure 4a shows a magnitude comparison between 4-valued 3- 
digit words, (s, s2 SJ and (b ,  6, b J ,  given by radix-4 number 
representation. According to the definition of a 4-valued pass 
switch shown in Figure 3c, a pass-transistor network for the 
magnitude comparison can be designed as shown in Figures 4b 
and 4c. To perform the pass-switch operation, the precharge- 
control and evaluate-control transistors are added as shown in 
Figure 4c. Two kinds of pass-switch operations for each input 
digit are realized by two different floating-gate MOS transistors, 
so that a general structure in case of n-digit word length can be 
designed by (2n+l) transistors as shown in Figure 4d. 
Figure 5 shows layout and circuit diagrams of the pass-transis- 
tor network with 4 floating-gate MOS transistors in a 0.8pm 
double-metal double-polysilicon EEPROM technology. Although 
the pass-transistor network is constructed by the mixture of 
Logic value of stored data 
Threshold voltaqe Vt 
serial and parallel connections of floating-gate MOS transistors, 
there is no hardware overhead in terms of interconnection 
area. Figure 6 shows a layout of the proposed logic-in-memory 
VLSI chip for 4-valued 16-digit magnitude comparison under 
the same process technology. Features are summarized in 
Table 2. 
0 1 2 3  
0.63V 1.88V 3.13V 4.38V 
Table 3 shows the PSPICE simulation of the proposed logic-in- 
memory using a standard 0.8pm EEPROM technology. The 
number of execution steps is greatly reduced in the proposed 
logic-in-memory VLSI by the pass-transistor network, because 
highly parallel logic operations and storage functions are merged 
in the pass-transistor network. As a result, the execution speed 
of the proposed logic-in-memory VLSI is about 26 times and 6 
times higher than those of both binary-CAM-based and conven- 
tional multiple-valued CAM-based implementations, respec- 
tively [2, 31. The advantage of the number of execution steps also 
reduces power dissipation of the proposed logic-in-memory in 
comparison with that of other implementations because its 
precharge is only once for each execution cycle. Power dissipa- 
tion of the logic-in-memory VLSI is reduced to about 21% and 
24% of those of a binary CAM-based and conventional multiple- 
valued CAM-based implementations, respectively. The use of a 
floating-gate MOS transistor makes the area penalty of the 
pass-transistor circuit smaller. 
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Table 1: Voltages corresponding to 4-valued logic 
levels. 
Technology 0.8- pm EEPROM 
double-metal 
double-polysilicon 
Number of words 32,768-word 
Capcity 1Mb 
Chip size 50”‘ 
Execution time 50ns 
Power supply voltage 5 v  
Table 2 Features of a 4-valued logic-in-memory 
VLSI chip. 
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External input word s :(sl s2s,)=(3 2 0 
Stored input word B : (blb2b3)=(3 2 1 
4-valued inputs Binary outputs 
Xi ,yjE{O,1,2,31 Zj€{O,l} 
External inDuts h m  
Figure 1: General structure. 
Specification 
LVC : Logic-value 
conversion 
0 1 2 .'-.._,, 
0 1  2 3  ___.._.. -  
XC- 
TL : Multiple-valued 
threshold IReral 
(Serial mnnenion) 
(a) Pass-transistor logic circuit 
(b) Merge a TL with a pass-switch function 
inauw 
(c) Pass-transistor logic circuit based on 
floating-gate MOS transistors 
Figure 2 Design example. 
(a) Definition of threshold literals 
Pass-switch state Pass-switch state 
={ON (b,ss,) 
OFF (blzsl) OFF (~I>SI) s,$ ={ 
(b) Definition of pass switches 
ON ( b , 4  
6 6 6 
(c) Realization of pass switches 
G=g,+ge,. &+gel. ge2* g, 4J 
= 1 -b B>S (W is greater than 'S') 
(a) Example of 4-valued 3-digit magnitude comparision 
S? sz s3 
G 
m 
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(b) Block diagram 
Evaluate 
lra"SISt0, 
(c) Circuit diagram 
Control 
Evaluate 7tranSlStOr 
(d) General structure 
Figure 4: Magnitudecomparatorwordcircuit. 
Figure 5 Floating-gate-MOS pass-transistor 
network. 
Figure 3: Floating-gate-MOS pass-transistor. Table 3 and Figure 6 See page 437. 
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(Continued from page 195, 
~ ~ 
Ared2bit 
Processing time 
/step 
4-valued implementation 
CAM 
Binary 
CAM 
Proposed 
132P' 21Cun' 56W' 
4Onsec 20nsec 50nsec 
32 No. of Execution steps 
16 1 
Execution time 1280nsec 32onsec 5Onsec 
(PSPICE simulation based on a 0.8-pm EEPROM technology) 
Table 3: Comparison of performances (32b 256 
words). 
WC 32-bit word circuit 
64 blocks 
~ 
(a] Floor pian 
I Omm 
(b) Layout 
Figure 6 4-valued logic-in-memory (LIM) VLSI chip. 
~ 
FP 12.6: 1.5TXPS Convolver using 5b Analog Flash for Real-Time Large-Kernel Image Filtering 
(Continued from page 197) 
Figure 1: Chip micrograph. 
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